Temperature-dependent characteristics of an interesting pseudomorphic high electron mobility transistor with an electroless plated ͑EP͒ gate metal are studied and demonstrated. Under the low-temperature and low-energy electrochemical deposition conditions, the EP deposition technique provides an oxide-free metal-semiconductor interface with the reduction in surface damages. Experimentally, for a 1 ϫ 100 m 2 gate-dimension EP-device, significant improvements of forward voltage, gate leakage current, Schottky barrier height, ideality factor, transconductance, drain saturation current, and I DS operating regime are found. In addition, good thermal stability of device properties are found as the temperature is increased from 300 to 500 K. Under an accelerated stress test, the studied EP-device also shows better performance over a wide temperature range. Therefore, the studied EP-gate device has a promise for high-performance electronic applications. Recently, metal-semiconductor ͑MS͒ structure based devices have attracted considerable attention in high-speed, high-frequency circuit applications.
Recently, metal-semiconductor ͑MS͒ structure based devices have attracted considerable attention in high-speed, high-frequency circuit applications. 1 Physically, energy band alignment at the MS interface aligns the bands naturally with each other, i.e., a phenomenon commonly referred to as the Mott-Schottky limit, which maintains the energy distance of each band from the vacuum level at the interface. 2 However, in practice, the metal Fermi level easily tends to align with a characteristic energy position of the semiconductor which causes the independence or weak dependence of Schottky barrier height on the metal work function. 3 Over the past years, many works have been reported to increase Schottky barrier height by depositing metals with enhanced work functions. 4 Yet, based on the disorder-induced gap state ͑DIGS͒ hypothesis, the high-temperature and high-energy physical deposition approaches may easily lead to the generation of surface states which subsequently produces a lowering effect on the Schottky barrier height. 5 These lower barrier heights certainly deteriorate the performance and reliability of MS based devices. Therefore, an interesting low-temperature and low-energy electrochemical deposition technique, i.e., the electroless plated ͑EP͒ approach, has been demonstrated to produce the desired MS interface with lower process-induced damages. 6 Thus, under appropriate processing conditions, the process-induced disorder can be suppressed on the semiconductor surface which subsequently causes a lower DIGS density.
In this work, the characteristics of an AlGaAs/InGaAs/ GaAs pseudomorphic high electron mobility transistor ͑PHEMT͒ with EP-gate metal are studied and demonstrated. The well-formation Schottky interface is highly promising for enhancing the characteristics of the studied device. In addition, the EP deposition technique exhibits the advantages of low cost, simplified process, and simple apparatus.
The studied device was grown by a low pressure metalorganic chemical vapor deposition ͑LPMOCVD͒ system on a ͑100͒-oriented semi-insulated ͑SI͒ GaAs substrate. chemically wet etching ͑H 3 PO 4 :H 2 O 2 :H 2 O=1:1:50͒, and ͑4͒ deposition of the palladium ͑Pd͒ as the gate metal by the electrochemical EP technique. The use of EP technique is completely different from the conventional physical vacuum evaporation one. Usually, the cap layer should be removed before the deposition of gate metal. However, after the removal of cap layer, the native oxide layer is easily formed on the surface of AlGaAs Schottky barrier layer due to the exposure of AlGaAs layer in air environment. The native oxide easily results in the surface defects and stability-related problems. 7 The poor surface properties certainly cause poor Schottky contact characteristics which lead the increment of surface defects and leakage currents. On the other hand, in this work, the native oxide layer could be removed before the deposition of Pd film, owing to the alkaline property of EP bath, as shown in Fig. 1 . Hence, the improved device performance of studied EP-device can be expected. The EP process could be summarized as ͑1͒ surface pretreatment ͓The wafer was cleaned by acetone, methanol, ammoniated solution ͑NH 4 OH: H 2 O=1:1͒, and deionized water, sequentially͒; ͑2͒ pattern transferred by photolithography; ͑3͒ hard bake to enhance the mechanical property of photoresist ͑PR͒; ͑4͒ immersion into an alkaline EP bath to deposit the Pd film on the exposed AlGaAs surface; and ͑5͒ lift-off the undesired PR and Pd films by acetone. The designed dimension of the gate pattern was 1 ϫ 100 m 2 . The used alkaline EP bath solution contained palladium precursor ͑PdCl 2 ͒, complex agent ͑NH 4 OH͒, complex agent ethylene diamine tetraacetic acid ͑EDTA͒, stabilizer ͑thiourea͒, and reductant ͑N 2 H 4 ͒. 8 In alkaline EP bath solution, the PdCl 2 was used as the Pd precursor for providing the Pd cation and the NH 4 OH was applied as complex agent and buffer solution. Moreover, the PdCl 2 and NH 4 OH were combined to form ͓Pd͑NH 3 ͒ 4 2+ ͔ complex to stabilize free Pd cations in alkaline EP bath. It not only prevents Pd cations from spontaneously precipitation, but also maintains the desired pH value of alkaline EP bath. On the other hand, based on the combination of complex agent EDTA and ͓Pd͑NH 3 ͒ 4 2+ ͔, the PdEDTA complex could be formed accordingly. It is noteworthy that the EDTA acts as a chelating agent so that the free Pd cations could be chelated. This will effectively prevent the free Pd cations from homogeneous decomposition in the alkaline EP bath. In addition, the thiourea was used as a stabilizer to stabilize free Pd cations and prevent the bath solution from homogeneous decomposition.
The upper inset of the right hand side of Fig. 1 shows the schematic redox reaction for the deposition of Pd metal on the AlGaAs barrier layer. In general, the total redox reaction can be expressed as: Figure 1 shows the Auger electron spectroscopy ͑AES͒ depth profile analysis of the studied device. Obviously, the intensity of oxygen is very weak which is almost can be neglected. Thus the undesired native oxygen is not formed on the interface of metal ͑Pd͒ and semiconductor ͑AlGaAs͒ layers. This significant improvement is mainly resulted from the alkaline property of EP bath. 6 The oxide-free MS interface can reduce surface defect and enhance the stability and reproducibility of device characteristics. Therefore, the nearly ideal Schottky contact characteristics can be expected. Figure 2 shows the forward voltage ͑V F ͒ and gate leakage current ͑I G ͒ as a function of the inverse temperature ͑1 / T͒. The inset shows the logarithmic value of I G versus gate-drain voltage ͑V GD ͒ of the EP-device at various temperatures. The V F and I G values are measured under I G =1 mA/ mm and V GD = −15 V, respectively. For the EPdevice, the V F is decreased from 0.75 to 0.51 V as the temperature is increased from 300 to 500 K. On the other hand, the corresponding I G is increased from 3.9 to 161.4 A / mm. The related temperature coefficients of V F and I G ͑‫ץ‬V F / ‫ץ‬T and ‫ץ‬I G / ‫ץ‬T͒ are Ϫ1.25 mV/K and 0.7 A mm K as the temperature is increased from 300 to 500 K, respectively. The negative ͑positive͒ temperature coefficients of V F ͑I G ͒ are mainly caused by the increase of tunneling component with thermionic emission and partly by the reduction energy gap. 9 In addition, the Schottky barrier height ͑⌽ B ͒ value of studied EP-device is decreased from 0.831 to 0.759 eV as the temperature is raised from 300 to 500 K. The corresponding ideality factor ͑n͒ value is increased from 1.10 to 1.32. The temperature variation rates of ⌽ B and n are Ϫ0.342 meV/K and 1.06ϫ 10 −3 K as the temperature is increased from 300 to 500 K. Clearly, the high ⌽ B and low n ͑closer to unity͒ values are found for EP-device. This means that the surface defects of the studied EP-device can be effectively reduced. 10 Thus, the studied Pd/AlGaAs Schottky interface exhibits superior rectifying characteristics via the EP deposition technique. This is certainly attributed to the reduction of thermal damages and disordered states. operating regime is defined as the I DS range where g m,max is larger than 90% of its peak value. The biased voltage is fixed at V DS = 3 V. The g m,max of EP-device is decreased from 225.8 to 160.9 mS/mm as the temperature is increased from 300 to 500K. The corresponding maximum I DS , measured at V GS = +0.9 V, is decreased from 220.1 to 150.9 mA/mm. It is known that the reverse saturation currents are affected by Schottky barrier height and the extrinsic leakage current.
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Based on a low-temperature and low-energy EP deposition, the band bending of the studied Pd/AlGaAs Schottky contact can be enhanced. The enhanced ⌽ B of Schottky contact is caused by the substantial increase of a gate depletion region and potential energy. This also indicates that the gate control ability is improved by EP technique over a wide temperature range ͑300-500 K͒. As a result, due to the improved Schottky characteristics and the reduced leakage current, the high g m,max and I DS of EP-device can be obtained. Moreover, the widths of I DS operating regimes are 104 and 73 mA/mm for EP-device at 300-500 K. The inset of Fig. 3 shows the dependences of normalized I DS and g m,max on the stress time, under stress conditions of V DS = 4.0 V at 420, 450, and 480 K. After 144 h of stress test, the studied EP-device exhibits the decrease magnitudes of I DS about 14.8%, 18.8%, and 24.1% at 420, 450, and 480 K, respectively. The corresponding g m,max values of the studied EP-device drop 9.9%, 16.9%, and 24.2% from its initial values at 420, 450, and 480 K, respectively. The studied EP-device shows temperaturedependent performance. The possible reason may be originated from the Pd grain size. The less dense structure of Pd film may exhibit the instability problem at higher temperature and lead to high degradation rate of these characteristics. 12 However, as compared with other previous works of HEMTs, 13, 14 the studied EP-device still has the promise in high-reliability circuit applications.
In conclusion, the characteristics of an interesting PHEMT device with an EP gate metal have been studied. Based on a low-temperature and low-energy electrochemical deposition, the Pd/AlGaAs Schottky interface suffers negligibly thermal damage and disordered states. Experimentally, it is found that the studied EP-device significantly shows well dc characteristics including a higher forward voltage ͑0.75 V͒, lower gate leakage current ͑3.9 A / mm͒, higher Schottky barrier height ͑0.831 eV͒, lower ideality factor ͑1.10͒, higher maximum transconductance ͑225.8 mS/mm͒, higher drain saturation current ͑220.1 mA/mm͒, and linear operating regime ͑104 mA/mm͒ at 300 K. Also, the studied EP-gate PHEMT exhibits better thermal stability performance. Moreover, the EP deposition technique shows the advantages of easy operation, simple apparatus, and low cost. Consequently, the studied device with well EP-gate Schottky contacts is a good candidate for high-performance electronic applications. 
